{"id":121445,"date":"2026-08-27T16:57:39","date_gmt":"2026-08-27T16:57:39","guid":{"rendered":"https:\/\/www.europesays.com\/ch\/121445\/"},"modified":"2026-08-27T16:57:39","modified_gmt":"2026-08-27T16:57:39","slug":"sealsq-subsidiary-icalps-advances-qasic-roadmap-for-custom-quantum-resistant-asics","status":"publish","type":"post","link":"https:\/\/www.europesays.com\/ch\/121445\/","title":{"rendered":"SEALSQ Subsidiary IC&#8217;Alps Advances QASIC Roadmap for Custom Quantum-Resistant ASICs"},"content":{"rendered":"<p><img fetchpriority=\"high\" decoding=\"async\" width=\"1024\" height=\"778\" src=\"https:\/\/www.europesays.com\/ch\/wp-content\/uploads\/2026\/08\/image-228-1024x778.png\" alt=\"\" class=\"wp-image-45518\" style=\"aspect-ratio:1.3159021983105734;width:587px;height:auto\"  \/><\/p>\n<p class=\"wp-block-paragraph\">Post-quantum semiconductor and digital identity developer <a href=\"https:\/\/www.sealsq.com\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">SEALSQ Corp (NASDAQ: LAES)<\/a> has announced an engineering update on QASIC (Quantum-Resistant Application-Specific Integrated Circuit), its sovereign post-quantum <a href=\"https:\/\/www.sealsq.com\/custom-chips-asic\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">ASIC<\/a> platform developed through its French chip design subsidiary, <a href=\"https:\/\/www.icalps.com\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">IC\u2019Alps<\/a>.<\/p>\n<p class=\"wp-block-paragraph\">The initiative embeds hardware-accelerated Post-Quantum Cryptography (PQC) directly into customer-owned, application-specific silicon architectures. The joint engineering track remains on schedule to deliver its first functional prototype in 2026.<\/p>\n<p>[ SEALSQ \/ IC\u2019Alps QASIC Integrated Platform Architecture ]PQC Semiconductor OfferingIC\u2019Alps Design &amp; IP CapabilitiesTarget Sectors &amp; Deployment\u2022 Catalog PQC Integrated Circuits\u2022 RISC-V SoC Infrastructure &amp; Functional Safety\u2022 Cybersecurity &amp; HSMs\u2022 Custom QASICs &amp; Reusable IP\u2022 Ultra-Low Power Analog &amp; Mixed-Signal Design\u2022 Connected Medical &amp; Diagnostics\u2022 Chiplet Hardware Security Modules\u2022 Certified Production &amp; Foundry Ecosystem\u2022 SDVs, Autonomous Driving &amp; V2X<\/p>\n<p>Embedding Post-Quantum Security at the Silicon Level<\/p>\n<p class=\"wp-block-paragraph\">Standard microcontrollers and classical Hardware Security Modules (HSMs) rely on public-key algorithms (such as RSA and ECC) vulnerable to quantum decryption. The QASIC framework combines SEALSQ\u2019s post-quantum root-of-trust IP with IC\u2019Alps\u2019 mixed-signal and analog ASIC capabilities to support three target markets:<\/p>\n<p>Cybersecurity &amp; Infrastructure: Secure microcontrollers, identity authentication engines, secure communications, data protection, and critical infrastructure HSMs.<\/p>\n<p>Medical &amp; Healthcare Devices: Implantable devices, connected diagnostic equipment, patient monitors, and healthcare data security.<\/p>\n<p>Automotive Systems: Software-Defined Vehicles (SDVs), autonomous driving compute units, Vehicle-to-Everything (V2X) communications, secure Over-the-Air (OTA) updates, and telematics.<\/p>\n<p>Integrated Product Portfolio and Global Foundry Ecosystem<\/p>\n<p class=\"wp-block-paragraph\">QASIC operates as part of SEALSQ\u2019s three-tier post-quantum hardware architecture:<\/p>\n<p>Catalog Integrated Circuits: Standard off-the-shelf security microcontrollers incorporating pre-certified PQC IP.<\/p>\n<p>Custom ASICs &amp; Reusable IP: Fully customized QASIC implementations designed around specific customer power, latency, and area (PPA) constraints.<\/p>\n<p>Chiplet-Based Security Architectures: Next-generation Chiplet-based Hardware Security Modules (CHSMs) integrating pre-certified secure enclaves.<\/p>\n<p class=\"wp-block-paragraph\">IC\u2019Alps contributes domain expertise across RISC-V-based System-on-Chip (SoC) architectures, embedded non-volatile memory, functional safety (ISO 26262), and power management. The subsidiary manages production across a global semiconductor foundry network, including <a href=\"https:\/\/www.tsmc.com\/english\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">TSMC<\/a>, <a href=\"https:\/\/gf.com\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">GlobalFoundries<\/a>, <a href=\"https:\/\/www.st.com\/content\/st_com\/en.html\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">STMicroelectronics<\/a>, <a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/foundry\/overview.html\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">Intel Foundry<\/a>, <a href=\"https:\/\/www.xfab.com\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">X-FAB<\/a>, and <a href=\"https:\/\/ams-osram.com\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">ams-OSRAM<\/a>.<\/p>\n<p class=\"wp-block-paragraph\">Led by SEALSQ CEO <a href=\"https:\/\/ch.linkedin.com\/in\/carloscreusmoreira\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">Carlos Moreira<\/a> and IC\u2019Alps General Manager <a href=\"https:\/\/fr.linkedin.com\/in\/jean-luc-triouleyre\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">Jean-Luc Triouleyre<\/a>, the QASIC platform anchors SEALSQ\u2019s broader \u201cQuantum Corridor,\u201d linking semiconductor engineering across Switzerland, France, Spain, the U.S., Korea, and the UAE.<\/p>\n<p class=\"wp-block-paragraph\">Review the announcement on GlobeNewswire <a href=\"https:\/\/www.globenewswire.com\/news-release\/2026\/08\/26\/3351329\/0\/en\/sealsq-s-subsidiary-icalps-advances-qasic-roadmap-for-sovereign-quantum-resistant-application-specific-integrated-circuits.html\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">here<\/a>, and examine our previous coverage of SEALSQ Announces QASIC Initiative to Develop Quantum-Resistant ASICs with IC\u2019Alps <a href=\"https:\/\/quantumcomputingreport.com\/sealsq-announces-qasic-initiative-to-develop-quantum-resistant-asics-with-icalps\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">here<\/a>, SEALSQ Boosts Quantum Investment Fund to Over $100 Million for European Sovereignty <a href=\"https:\/\/quantumcomputingreport.com\/sealsq-boosts-quantum-investment-fund-to-over-100-million-for-european-sovereignty\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">here<\/a>, and SEALSQ Acquires Miraex to Finalize Quantum Sovereign Vertical Stack <a href=\"https:\/\/quantumcomputingreport.com\/sealsq-acquires-miraex-to-finalize-quantum-sovereign-vertical-stack-and-leo-satellite-network\/\" target=\"_blank\" rel=\"noreferrer noopener nofollow\">here<\/a>.<\/p>\n<p class=\"has-small-font-size wp-block-paragraph\">August 26, 2026<\/p>\n<p>                    <a href=\"#\" rel=\"nofollow\" onclick=\"window.print(); return false;\" title=\"Printer Friendly, PDF &amp; Email\"><br \/>\n                    <img decoding=\"async\" class=\"pf-button-img\" src=\"https:\/\/www.europesays.com\/ch\/wp-content\/uploads\/2026\/08\/printfriendly-pdf-button.png\" alt=\"Print Friendly, PDF &amp; Email\" style=\"width: 112px;height: 24px;\"\/><br \/>\n                    <\/a><\/p>\n","protected":false},"excerpt":{"rendered":"Post-quantum semiconductor and digital identity developer SEALSQ Corp (NASDAQ: LAES) has announced an engineering update on QASIC (Quantum-Resistant&hellip;\n","protected":false},"author":2,"featured_media":121446,"comment_status":"","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"footnotes":"","_share_on_mastodon":"0"},"categories":[16],"tags":[50],"class_list":["post-121445","post","type-post","status-publish","format-standard","has-post-thumbnail","category-alps","tag-alps"],"share_on_mastodon":{"url":"https:\/\/pubeurope.com\/@ch\/117168534250565109","error":""},"_links":{"self":[{"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/posts\/121445","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/comments?post=121445"}],"version-history":[{"count":0,"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/posts\/121445\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/media\/121446"}],"wp:attachment":[{"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/media?parent=121445"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/categories?post=121445"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.europesays.com\/ch\/wp-json\/wp\/v2\/tags?post=121445"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}