{"id":20792,"date":"2025-08-24T19:35:23","date_gmt":"2025-08-24T19:35:23","guid":{"rendered":"https:\/\/www.europesays.com\/ie\/20792\/"},"modified":"2025-08-24T19:35:23","modified_gmt":"2025-08-24T19:35:23","slug":"a-dual-domain-compute-in-memory-system-for-general-neural-network-inference","status":"publish","type":"post","link":"https:\/\/www.europesays.com\/ie\/20792\/","title":{"rendered":"A dual-domain compute-in-memory system for general neural network inference"},"content":{"rendered":"
  • \n

    Yao, P. et al. Fully hardware-implemented memristor convolutional neural network. Nature 577<\/b>, 641\u2013646 (2020).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Wan, W. et al. A compute-in-memory chip based on resistive random-access memory. Nature 608<\/b>, 504\u2013512 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Ambrogio, S. et al. An analog-AI chip for energy-efficient speech recognition and transcription. Nature 620<\/b>, 768\u2013775 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Pi, S. et al. Memristor crossbar arrays with 6-nm half-pitch and 2-nm critical dimension. Nat. Nanotechnol. 14<\/b>, 35\u201339 (2019).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Huo, Q. A computing-in-memory macro based on three-dimensional resistive random-access memory. Nat. Electron. 5<\/b>, 469\u2013477.<\/p>\n<\/li>\n

  • \n

    Li, Y. Monolithic three-dimensional integration of RRAM-based hybrid memory architecture for one-shot learning. Nat. Commun. 14<\/b>, 7140 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Lin, P. Three-dimensional memristor circuits as complex neural networks. Nat. Electron. 3<\/b>, 225\u2013232 (2020).<\/p>\n<\/li>\n

  • \n

    Xue, C.-X. et al. 24.1 A 1Mb multibit ReRAM computing-in-memory macro with 14.6ns parallel MAC computing time for CNN based AI edge processors. In Proc. 2019 IEEE International Solid-State Circuits Conference \u2013 (ISSCC) 388\u2013390 (IEEE, 2019).<\/p>\n<\/li>\n

  • \n

    Wan, W. et al. 33.1 A 74 TMACS\/W CMOS-RRAM neurosynaptic core with dynamically reconfigurable dataflow and in-situ transposable weights for probabilistic graphical models. In Proc. 2020 IEEE International Solid-State Circuits Conference \u2013 (ISSCC) 498\u2013500 (IEEE, 2020).<\/p>\n<\/li>\n

  • \n

    Mochida, R. et al. A 4M synapses integrated analog ReRAM based 66.5\u2009TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture. In Proc. 2018 IEEE Symposium on VLSI Technology 175\u2013176 (IEEE, 2018).<\/p>\n<\/li>\n

  • \n

    Wen, T.-H. et al. A 28\u2009nm nonvolatile AI edge processor using 4\u2009Mb analog-based near-memory-compute ReRAM with 27.2\u2009TOPS\/W for tiny AI edge devices. In Proc. 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) 1\u20132 (IEEE, 2023).<\/p>\n<\/li>\n

  • \n

    Le Gallo, M. et al. A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference. Nat. Electron. 6<\/b>, 680\u2013693 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Xue, C.-X. et al. A CMOS-integrated compute-in-memory macro based on resistive random-access memory for AI edge devices. Nat. Electron. 4<\/b>, 81\u201390 (2020).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Jung, S. et al. A crossbar array of magnetoresistive memory devices for in-memory computing. Nature 601<\/b>, 211\u2013216 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Hung, J.-M. et al. A four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices. Nat. Electron. 4<\/b>, 921\u2013930 (2021).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Cai, F. et al. A fully integrated reprogrammable memristor\u2013CMOS system for efficient multiply\u2013accumulate operations. Nat. Electron. 2<\/b>, 290\u2013299 (2019).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Zhong, Y. et al. A memristor-based analogue reservoir computing system for real-time and power-efficient signal processing. Nat. Electron. 5<\/b>, 672\u2013681 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Harabi, K.-E. et al. A memristor-based Bayesian machine. Nat. Electron. 6<\/b>, 52\u201363 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Turck, C. et al. Bayesian in-memory computing with resistive memories. In Proc. 2023 International Electron Devices Meeting (IEDM) 1\u20134 (IEEE, 2023).<\/p>\n<\/li>\n

  • \n

    Yu, S. et al. Binary neural network with 16 Mb RRAM macro chip for classification and online training. In Proc. 2016 IEEE International Electron Devices Meeting (IEDM) 16.2.1\u201316.2.4 (IEEE, 2016).<\/p>\n<\/li>\n

  • \n

    Chen, W.-H. et al. CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors. Nat. Electron. 2<\/b>, 420\u2013428 (2019).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Wang, W. et al. Computing of temporal information in spiking neural networks with ReRAM synapses. Faraday Discuss. 213<\/b>, 453\u2013469 (2019).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Ueyoshi, K. et al. DIANA: an end-to-end energy-efficient digital and analog hybrid neural network SoC. In Proc. 2022 IEEE International Solid-State Circuits Conference (ISSCC) 1\u20133 (IEEE, 2022).<\/p>\n<\/li>\n

  • \n

    Zhang, W. et al. Edge learning using a fully integrated neuro-inspired memristor chip. Science 381<\/b>, 1205\u20131211 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Yao, P. et al. Face classification using electronic synapses. Nat. Commun. 8<\/b>, 15199 (2017).<\/p>\n


    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Khaddam-Aljameh, R. et al. HERMES core \u2013 a 14nm CMOS and PCM-based in-memory compute core using an array of 300ps\/LSB linearized CCO-based ADCs and local digital processing. In Proc. 2021 Symposium on VLSI Circuits 1\u20132 (IEEE, 2021).<\/p>\n<\/li>\n

  • \n

    Khaddam-Aljameh, R. et al. HERMES-core\u2014A 1.59-TOPS\/mm2 PCM on 14-nm CMOS in-memory compute core using 300-ps\/LSB linearized CCO-based ADCs. IEEE J. Solid-State Circuits 57<\/b>, 1027\u20131038 (2022).<\/p>\n


    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Milano, G. et al. In materia reservoir computing with a fully memristive architecture based on self-organizing nanowire networks. Nat. Mater. 21<\/b>, 195\u2013202 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Bocquet, M. et al. In-memory and error-immune differential RRAM implementation of binarized deep neural networks. In Proc. 2018 IEEE International Electron Devices Meeting (IEDM) 20.6.1\u201320.6.4 (IEEE, 2018).<\/p>\n<\/li>\n

  • \n

    Li, C. et al. Long short-term memory networks in memristor crossbar arrays. Nat. Mach. Intell. 1<\/b>, 49\u201357 (2019).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Gao, B. et al. Memristor-based analogue computing for brain-inspired sound localization with in situ training. Nat. Commun. 13<\/b>, 2026 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Hu, M. et al. Memristor\u2010based analog computation and neural network classification with a dot product engine. Adv. Mater. 30<\/b>, 1705914 (2018).<\/p>\n


    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Jebali, F. et al. Powering AI at the edge: a robust, memristor-based binarized neural network with near-memory computing and miniaturized solar cell. Nat. Commun. 15<\/b>, 741 (2024).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Yan, B. et al. RRAM-based spiking nonvolatile computing-in-memory processing engine with precision-configurable in situ nonlinear activation. In Proc. 2019 Symposium on VLSI Technology T86\u2013T87 (IEEE, 2019).<\/p>\n<\/li>\n

  • \n

    Jia, H. et al. Scalable and programmable neural network inference accelerator based on in-memory computing. IEEE J. Solid-State Circuits 57<\/b>, 198\u2013211 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Wang, Z. et al. Toward a generalized Bienenstock-Cooper-Munro rule for spatiotemporal learning via triplet-STDP in memristive devices. Nat. Commun. 11<\/b>, 1510 (2020).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Lin, Y. et al. Uncertainty quantification via a memristor Bayesian deep neural network for risk-sensitive reinforcement learning. Nat. Mach. Intell. 5<\/b>, 714\u2013723 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Jain, S. et al. A heterogeneous and programmable compute-in-memory accelerator architecture for analog-AI using dense 2-D mesh. IEEE Trans. Very Large Scale Integr. VLSI Syst. 31<\/b>, 114\u2013127 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Rasch, M. J. et al. Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators. Nat. Commun. 14<\/b>, 5282 (2023).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Chiang, Y.-H. et al. Hardware-robust in-RRAM-computing for object detection. IEEE J. Emerg. Sel. Top. Circuits Syst. 12<\/b>, 547\u2013556 (2022).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Wang, J. et al. 14.2 A compute SRAM with bit-serial integer\/floating-point operations for programmable in-memory vector acceleration. In Proc. 2019 IEEE International Solid-State Circuits Conference \u2013 (ISSCC) 224\u2013226 (IEEE, 2019).<\/p>\n<\/li>\n

  • \n

    Jacob, B. et al. Quantization and training of neural networks for efficient integer-arithmetic-only inference. In Proc. IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2018, 2704\u20132713 (IEEE, 2018).<\/p>\n<\/li>\n

  • \n

    Du, C.-Y. et al. A 28nm 11.2TOPS\/W hardware-utilization-aware neural-network accelerator with dynamic dataflow. In Proc. 2023 IEEE International Solid-State Circuits Conference (ISSCC) 1\u20133 (IEEE, 2023).<\/p>\n<\/li>\n

  • \n

    Park, J.-S. et al. A multi-mode 8k-MAC HW-utilization-aware neural processing unit with a unified multi-precision datapath in 4-nm flagship mobile SoC. IEEE J. Solid-State Circuits 58<\/b>, 189\u2013202 (2023).<\/p>\n


    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Kim, M. & Seo, J.-S. An energy-efficient deep convolutional neural network accelerator featuring conditional computing and low external memory access. IEEE J. Solid-State Circuits 56<\/b>, 803\u2013813 (2021).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n

  • \n

    Jouppi, N. P. et al. In-datacenter performance analysis of a tensor processing unit. In Proc. 44th Annual International Symposium on Computer Architecture 1\u201312 (ACM, 2017).<\/p>\n<\/li>\n

  • \n

    Jouppi, N. et al. TPU v4: an optically reconfigurable supercomputer for machine learning with hardware support for embeddings. In Proc. 50th Annual International Symposium on Computer Architecture 1\u201314 (ACM, 2023).<\/p>\n<\/li>\n

  • \n

    Asanovi\u0107, K. et al. The Rocket Chip generator. UC Berkeley Electrical Engineering & Computer Sciences http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html<\/a> (2016).<\/p>\n<\/li>\n

  • \n

    Khwa, W.-S. et al. A 40-nm, 2M-cell, 8b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5\u201365.0\u2009TOPS\/W for tiny-Al edge devices. In Proc. 2022 IEEE International Solid-State Circuits Conference (ISSCC) 1\u20133 (IEEE, 2022).<\/p>\n<\/li>\n

  • \n

    Wen, T.-H. et al. Fusion of memristor and digital compute-in-memory processing for energy-efficient edge computing. Science 384<\/b>, 325\u2013332 (2024).<\/p>\n

    MATH<\/a>\u00a0
    \n
    \n Google Scholar<\/a>\u00a0\n <\/p>\n<\/li>\n","protected":false},"excerpt":{"rendered":"Yao, P. et al. Fully hardware-implemented memristor convolutional neural network. Nature 577, 641\u2013646 (2020). MATH\u00a0 Google Scholar\u00a0 Wan,…\n","protected":false},"author":2,"featured_media":20793,"comment_status":"","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[262],"tags":[314,18,9593,15092,19,5885,17,82],"class_list":{"0":"post-20792","1":"post","2":"type-post","3":"status-publish","4":"format-standard","5":"has-post-thumbnail","7":"category-computing","8":"tag-computing","9":"tag-eire","10":"tag-electrical-and-electronic-engineering","11":"tag-electrical-engineering","12":"tag-ie","13":"tag-information-technology","14":"tag-ireland","15":"tag-technology"},"share_on_mastodon":{"url":"","error":""},"_links":{"self":[{"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/posts\/20792","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/comments?post=20792"}],"version-history":[{"count":0,"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/posts\/20792\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/media\/20793"}],"wp:attachment":[{"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/media?parent=20792"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/categories?post=20792"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.europesays.com\/ie\/wp-json\/wp\/v2\/tags?post=20792"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}